

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**

Japanese Patent Laid-Open Number 47-24776

Laid-Open Date: October 18, 1972

Application No.: 46-14542

Filing Date: March 16, 1971

Int. Class. No.: 99(5)E2

99(5)C23

99(5)C1

No catalyst  
or conversion from  
amorphous to crystalline

Inventor: Hideo Yamanaka and Norio Ito

Applicant: SONY CORPORATION

### Specification

(54) Title of Invention: Manufacturing Method of Semiconductor Device

#### [What is claimed]

A manufacturing method of a semiconductor device wherein: a window is provided on a portion of an insulating layer formed on the surface of a semiconductor substrate with a semiconductor element, on which an electrode should be formed finally; a gettering processing is performed through the window; the insulating layer formed in the above window at the gettering processing is removed by etching with a step difference of the insulating layer of the other portion so that the above window is provided again; and an electrode is equipped through the window.

#### [Detailed Description of the Invention]

The present invention relates to a manufacturing method of a semiconductor device like a power transistor requiring a gettering processing.

For instance, in the power transistor requiring a diffusion processing at high temperature for a long time in the manufacturing process, metal ion is easy to enter into a semiconductor substrate by a thermal processing at high temperature for a long time so that voltage proof is lowered. Therefore, in such a semiconductor device, an operation of removing the metal ion in an atmosphere of gas by performing a gettering processing after

a thermal diffusion processing, but the manufacturing process of the semiconductor device with the operation is quite complicated.

First, the conventional manufacturing method of the power transistor is explained with Figure 1. Figure shows an example obtaining a NPN type transistor. In this case, a semiconductor region (2) containing high impurity is formed by diffusing N-type impurity overall from one side (1a) of a N-type semiconductor substrate, for instance a silicon substrate (1) (Figure 1-A).

Secondly, a P-type semiconductor region (4), which is a base region with respect to the N-type semiconductor region (3) that a collector region of the portion in which the semiconductor region (2) of the substrate (1) is formed, is formed by diffusing P-type impurity overall from other side (1b) of the substrate (1) (Figure 1-B). This diffusion processing is by a thermal diffusion processing at high temperature for a long time, for instance, at 1250°C for 17 hours.

A N-type impurity layer (5) is formed by depositing N-type impurity on the P-type semiconductor region (4) (Figure 1-C).

This N-type impurity layer (5) is removed by selective etching except the portion in which an emitter region should be formed (Figure 1-D).

Next, a semiconductor region (6) of a N-type emitter region is formed by diffusing the impurity of the impurity layer (5) into the region (4) by performing the heating processing, for instance, at 1250°C for 6 hours (Figure 1-E). Thus, a transistor element (t) is formed in which the region (2) is as a taking out region of a collector electrode and regions (3), (4) and (6) are respectively as a collector region, a base region, and an emitter region. Besides, actually, the region (2), (3) and (4) are in common on the common semiconductor substrate (1), and a lot of emitter regions (6) are formed at the same time holding the decided interval on the region (4), so that a lot of transistor elements (t) are formed at the same time on the common substrate (1).

Then, an insulating layer (7) like as  $\text{SiO}_2$  is formed by adhering, for instance, to the thickness of about  $1 \mu$  on the surface of this semiconductor substrate (1) (Figure 1-F).

The insulating layer (7) on the collector side (1b) of the semiconductor substrate (1), namely, on the semiconductor region (2) with high impurity concentration is removed by

etching (Figure 1-G).

Then, the gettering processing is performed from the side (1b) of the substrate (1). That is to say, for instance, phosphorus P is diffused. Because this gettering processing is performed by heating in an atmosphere of oxygen, the insulating layer (7) on the other side (1a) of the substrate (1) grows further, as well as a thin  $\text{SiO}_2$  layer, that is to say the insulating layer (7)', is formed to the thickness of about 1000 to 2000 Å on the side (1b) of the substrate (1) (Figure 1-H).

Next, by photo-etching the insulating layers (7) and (7)' on the both sides (1a) and (1b) of the substrate (1) and, windows (8c), (8b) and (8e) for forming electrodes are respectively provided in a portion on the region (2) with high impurity concentration and in portions on the base region (4) and the emitter region (6) of the collector region (Figure 1-I). In this case, the reason why the window (8c) is formed selectively on the insulating layer (7)' is to leave the insulating layer for marking-off, so-called scribing portion for subsequent pelletizing.

A collector electrode (9c), a base electrode (9b) and an emitter electrode (9e) adhere ohmically to the respective regions (2), (4) and (6) through these windows (8c), (8b) and (8e). Thus, the power transistor (10) of the purpose can be obtained (Figure 1-J).

Then, the substrate (1) is cut and separated to each transistor element (t), that is to say, pelletizing is performed.

However, in case of such a method, as explained in Figure 1-H, because the thickness of the insulating layer (7)' on the side (1a) of the substrate (1) formed at the gettering processing is remarkably thin compared with the thickness of the insulating layer (7) on the other side (1b), and when photo-etching for forming each electrode window ((8c), (8b) and (8e)) is performed at the same time with respect to both insulating layers (7)' and (7), the thinner insulating layer (7)' on the side (1a) is overetched. In order to avoid the overetching like this, it is necessary to perform photo-etching on each insulating layer (7) and (7)' in another process so that processes become quite complicated. By the way, the photo-etching has a lot of processes that a previous treatment for the base, coating photosensitive agent, pre-baking, aligning exposure, development, post baking, etching, removing photosensitive agent and cleaning, so that an increase of one process in the

photo-etching extremely prevents from mass-producing.

The present invention offers a manufacturing method of a semiconductor device without a defect like this.

An embodiment of the present invention in case of obtaining a NPN-type power transistor is explained with reference to Figure 2. In this case, for instance, a plurality of transistor elements (t) are formed and arranged at the same time on the common semiconductor substrate (1) through the same processes as explained in Figures 1-A to F. However, only one transistor element (t) is shown in Figure 2. In Figure 2, the same marks are used to identify the portions corresponding to Figure 1 and the repeated explanations are omitted.

In the present invention, windows (18c), (18b) and (18e) are respectively provided on the portions in which a collector electrode, a base electrode and an emitter electrode should be formed finally on the region (2) with high impurity concentration, the base region (4) and the emitter region (6) in an example shown by Figure, by photo-etching with respect to an insulating layer (7) with the same thickness of about  $1 \mu$  formed on the sides (1a) and (1b) of the substrate (1) (Figure 2-A).

A gettering processing is performed through these windows (18c), (18b) and (18e) (Figure 2-B). This gettering processing is, for instance, pre-heating in an atmosphere of oxygen at 1160 to 1200°C for two minutes. Thereafter, a gas of phosphorus (P) is flown for 2 minutes in this heating condition, the supply of phosphorus (P) is stopped and the heating condition is held for several minutes, then annealing is performed. In this annealing, after heating at 750°C for 5 hours, this heating condition is slowly cooled down to a normal temperature. Then, as is commonly known, metal ions in the substrate (1) are drawn out and the voltage proof is improved. In this case, a thin insulating layer (7)' made of  $\text{SiO}_2$  which is formed by oxidizing the surface of the substrate (1) is formed at a thickness of about 1000 to 2000 Å in each window (18c), (18b) and (18e), under which a layer (11) where phosphorous P with high concentration is doped is formed.

Next, the thin insulating layer (7)' in the windows (18c), (18b) and (18e) is removed by etching, and the windows (18c), (18b) and (18e) are provided again (Figure 2-C). The insulating layer (7)' is removed by an overall etching by making use of the thickness

which is thinner than that of the insulating layer (7), and by selecting the etching time which cannot remove the thick insulating layer (7) but can remove the thin insulating layer (7'), without using any etching mask.

Because a diffused layer (11) of phosphorus (P) shows N-type, at least it is to be desired that the diffused layer (11) on the base region (4) is removed. Therefore, the diffused layer (11) is removed by light etching with etching liquid for the substrate (1), that is to say, silicon etching liquid, for instance, hydrofluoric acid or alkali etching liquid (Figure 2-D). In this case, because the etching rate of the diffused layer (11) in which phosphorous P with high concentration is doped is high, only this portion can be removed by a short time etching.

Then, each solder electrode which becomes a collector electrode (9c), a base electrode (9b) and an emitter electrode (9e) adheres on a region with high impurity concentration (12), a base region (4) and an emitter region (6) of the collector region (3) through the windows (18c), (18b) and (18e) of the insulating layer (7) caused by removing the insulating layer (7'). In this case, concave portions (13c), (13b) and (13e) are respectively formed under each window (18c), (18b) and (18e) by removing the diffused layer (11). Therefore, for example, when Ni plating is performed on the concave portions, and the solder electrodes are provided on there, these electrodes can be formed to so thick easily. Thus, the semiconductor device of the purpose, that is to say, the power transistor (12) can be obtained (Figure 2-E).

As mentioned above, according to the present invention, because each window (18c), (18b) and (18e) is opened in the insulating layer with uniform thickness, an overetching is not caused. Also, because the insulating layer (7') formed in the windows (18c), (18b) and (18e) by the gettering processing can be removed by overall etching, its manufacturing process is extremely simplified, and the profit by an actual application is very great.

Furthermore, the example shown in Figure is the case of obtaining the NPN type power transistor, and it is clear that the same effect can be obtained by applying the present invention to the manufacturing method of a semiconductor device requiring some kinds of gettering including the other type power transistor.

[A brief explanation of Figures]

Figures 1-A to J are enlarged cross sectional views of each process showing the manufacturing method of the conventional power transistor. Figures 2-A to E are enlarged cross sectional views of each process showing an example of the manufacturing method of the semiconductor device by the present invention.

Marks:

- (1) semiconductor substrate
- (t) transistor element
- (3) collector region
- (4) base region
- (6) emitter region
- (7) (7)' insulating layer
- (18c)(18b)(18e) windows formed respectively in insulating layer (7)
- (9c)(9b)(9e) each electrode of collector, base and emitter
- (12) semiconductor device obtained by the manufacturing method of the present invention

(4,600円)

特許許願(1)

昭和46年3月16日

特許庁長官

佐々木 伸一郎

1.発明の名称 半導体装置の製法

2.発明者 神奈川県横浜市港北区4-13-8ソニーハイテク

山岸英夫

圖

②特願昭46-14542 ⑪特開昭47-24776

③公開昭47(1972)10.18 (全4頁)

審査請求 有

⑯日本国特許庁

⑬公開特許公報

(備1名)

3.特許出願人

東京都品川区北品川5丁目7番35号  
(218)ソニー株式会社  
代表取締役 井深大



序内整理番号

⑫日本分類

7113 57  
7113 57  
6962 57

99B EZ  
99B C23  
99B C1

4.代理人 東京都新宿区西新宿1丁目8番1号(新宿ビル)  
TEL 03(3388)5331(代表)

— (3388) 井深大

5.添附書類の目録

- (1) 明細書 1通
- (2) 図面 1通
- (3) 委任状 1通
- (4) 出願審査請求書 1通

明細書

発明の名称 半導体装置の製法

特許請求の範囲

半導体素子を有する半導体装置表面の絶縁層の最終的に電極を形成すべき部分に窓を穿設し、該窓を通じてゲンターリング処理を施し、該ゲンターリング処理時に上記窓内に形成された絶縁層を他部の絶縁層との厚み差を利用してエクシング除去して上記窓を再び穿設し、該窓を通じて電極付けを行なう半導体装置の製法。

発明の詳細な説明

本発明はゲンターリング処理を必要とするパワートランジスタの如き半導体装置の製法に係わる。

例えば製造工程中に高溫長時間の拡散処理を必要とするパワートランジスタに於ては、その高溫長時間の熱処理によって半導体基体中に金属イオンが侵入し易く、之が耐圧の低下を來す。之が為、このような半導体装置に於ては、熱拡散処理後にゲンターリング処理を行つて気体中の金属イオンを取り除く作業が行わられるが、斯る作業を伴う半導

体装置の製造工程は可成り繁雑となる。

先ずオ1図について從来のパワートランジスタの製造方法について説明しよう。図示の例はNPN型のトランジスタを得る場合であるが、この場合、N型の半導体基体例えばシリコン基体(1)の一方の面(1a)側より全面的にN型の不純物を拡散して高不純物の半導体領域(2)を形成する(オ1図A)。

次いで、基体(1)の他方の面(1b)より全面的にP型の不純物を拡散して、基体(1)の半導体領域(2)が形成される部分のコレクタ領域となるN型の半導体領域(3)に対しベース領域となるP型の半導体領域(4)を形成する(オ1図B)。この拡散処理は例えば1250°Cで17時間の高溫長時間の熱拡散処理による。

P型の半導体領域(4)上にN型不純物をデポジットしてN型の不純物層(5)を形成する(オ1図C)。

このN型不純物層(5)に対し、選択的エクシングを行つてエミッタ領域を形成すべき部分以外をエクシング除去する(オ1図D)。

(1)

— 325 —

(2)

次いで例えば1250°C、6時間の加熱処理を行つて不純物層(5)の不純物を領域(4)中に拡散してN型のエミッタ領域となる半導体領域(6)を形成する(オ1 図E)。斯くすれば、領域(2)をコレクタ電極の取り出し領域として、領域(3)、(4)、(6)を矢印コレクタ、ベース、エミッタ領域とするトランジスタ電子(1)が形成される。尚、実際上は、共通の半導体基体(1)に領域(2)、(3)及び(4)を共通とし、領域(4)上に所要の間隔を保持して多数のエミッタ領域(6)を同時に形成して共通の基体(1)上に多数のトランジスタ電子(1)を同時に多数個形成する。

次いで、この半導体基体(1)の表面に、810 $\mu$ の如き絕縁層(7)を例えば1 $\mu$ 程度の厚みを以つて被覆形成する(オ1 図F)。

半導体基体(1)のコレクタ側の面(1b)即ち高不純物濃度の半導体領域(2)上の絶縁層(7)をエフチング除去する(オ1 図G)。

而して、基体(1)の面(1b)即ちダッタリング処理を行う。即ち例えば焼印の拡散を行う。このダッタリング処理は酸素雰囲気中で加熱されて行わ

(3)

然るに、斯る方法による場合、オ1 図Hについて説明したように、ダッタリング処理時に形成された基体(1)の面(1a)上の絶縁層(7)'の厚みは、他方の面(1b)上の絶縁層(7)の厚みに比し格段的に小であるので、両絶縁層(7)'及び(7)に對し各電極窓(8c)及び(8b)、(8e)の形成の為のフォトエッチングを同時に行うと、面(1a)側の厚みの小さな絶縁層(7)'に對してはオーバエッチングとなる。斯るオーバエッチングの発生を回避せんとすれば各絶縁層(7)及び(7)'に對し別工程でフォトエッチングを行なう必要が生じ、工程が可なり複雑となる。因みにフォトエッチングは下地前処理、感光剤塗布、ブレベーキング、位置合わせ露光、現像、ポストベーキング、エッチング、感光剤除去、洗浄という多くの工程を経るので、斯るフォトエッチングが一工程でも増加することには著しく量産化を阻むことになる。

本発明は、斯る欠点のない半導体装置の製法を提供せんとするものである。

オ2 図について本発明の一例をNPN型のペー

(5)

ルるので基体(1)の面(1b)に厚み1000~2000 $\text{\AA}$ 程度の薄い810 $\mu$ 層即ち絶縁層(7)'が形成されると共に、基体(1)の他方の面(1a)上の絶縁層(7)が更に成長する(オ1 図H)。

次いで、基体(1)の両面(1a)及び(1b)上の絶縁層(7)及び(7)'に對しフォトエッチングを行つて、コレクタ領域の高不純物濃度領域(2)上の一端と、ベース領域(4)及びエミッタ領域(6)上の一端とに矢印電極を形成する為の窓(8c)、(8b)及び(8e)を穿設する(オ1 図I)。この場合、絶縁層(7)'に對しても窓(8c)を選択的に形成する理由は両端のペレンタイズの為の露書き所用スクライプ器具に適性層を残さず並ぶ尤とする為である。

之等、窓(8c)、(8b)及び(8e)を通じて各領域(2)、(4)及び(6)に矢印コレクタ、ベース及びエミッタ各電極(9c)、(9b)及び(9e)をオーマイクに被覆する。斯くすれば目的とするパワートランジスタ即が得られる(オ1 図J)。

然る後、基体(1)を各トランジスタ電子(1)に溝して切断分離する、所謂ペレンタイズを行なう。

(4)

トランジスタを得る場合について説明しよう。この場合に於ても、例えばオ1 図A乃至Fについて説明したと同様の工程を経て共通の半導体基体(1)に複数のトランジスタ電子(1)を同時に配列形成する。但し、オ2 図に於ては1つのトランジスタ電子(1)のみが示されている。オ2 図に於て、オ1 図と対応する部分には同一符号を付して重複説明を省略する。

本発明に於ては、基体(1)の面(1a)及び(1b)に形成された1 $\mu$ 程度の大なる同一厚みを有する絶縁層(7)に對し、フォトエッチングを行つてコレクタ領域図示の例では高不純物濃度の領域(2)、ベース領域(4)及びエミッタ領域(6)上の最終的にコレクタ電極、ベース電極及びエミッタ電極を形成すべき部分に矢印(18c)、(18b)及び(18e)を穿設する(オ2 図A)。

之等窓(18c)、(18b)及び(18e)を通じてダッタリング処理を行う(オ2 図B)。このダッタリング処理は例えば酸素雰囲気中で1160~1200°Cで2分間プレヒートし、その後、この加熱状態で焼

(6)

Pの気体を2分間流し、焼Pの供給をとめて数分間加熱状態を保持し、その後アニールを行う。このアニールは750°Cで5時間の加熱後、この加熱状態から常温まで17時間で徐冷する。斯くすると、周知のように基体(1)中の金属イオンが抜き出され、耐圧が向上する。この場合各窓(18c) : (18b) 及び(18e)内に基体(1)の表面が酸化されることによつて形成されたSiO<sub>2</sub>より成る1000~2000Å程度の薄い絕縁層(7)'が形成され、その下に焼Pが高い濃度を以つてドープされた層(8)が形成される。

次いで窓(18c)(18b)及び(18e)内の薄い絕縁層(7)'をエッチング除去して、再び窓(18c)(18b)及び(18e)を穿設する(オ2図C)。この絶縁層(7)'のエッチング除去は、その厚みが絶縁層(7)の厚みより小であることを利用し、そのエッチング時間を厚みの小なる絶縁層(7)'は除去し得るも、厚みの大なる絶縁層(7)は除去されることのない時間に過定することによつて、何らエッチングマスクを用いることなく、全面的エッチングによつて行う。

(7)

目的とする半導体装置即ちパワートランジスタ(9)が得られる(オ2図E)。

上述の如く、本発明によれば厚みの均一の絶縁層(7)に對し各窓(18c)(18b)(18e)を開けるものであるからオーバエッチングの生ずることがなく、又、ゲッタリング処理によつて窓(18c)(18b)及び(18e)内に形成された絶縁層(7)'の除去は全面エッチングによつて行い得るので、その製造工程は極めて簡略化され、実際に適用してその利益は甚大である。

尚、図示の例はNPN型のパワートランジスタを得る場合について述べたが、他の型のパワートランジスタを始めとして各種のゲッタリングを必要とする半導体装置の製造に適用して同様の効果を得ることができることは明らかであろう。

#### 図面の簡単な説明

オ1図A乃至Jは従来のパワートランジスタの製法を示す各工程の拡大断面図、オ2図A乃至Bは本発明による半導体装置の製法の一例を示す各工程の拡大断面図である。図中(1)は、半導体基体、(2)はトランジスタ窓子、(3)はそのコレクタ領域、

(9)


-327-

(8)

(4)はベース領域、(6)はニミツタ領域、(7)及び(7)'は絶縁層、(18c)(18b)及び(18e)は窓々絶縁層(7)に形成された窓、(9c)(9b)及び(9e)は窓々コレクタ、ベース及びエミッタの各電極、(9)は本発明製法によつて得た半導体装置である。


特許出願人 ソニー株式会社

代理人 伊藤



第1図

第2図



6. 前記以外の発明者、特許出願人または代理人

## (1) 発明者

住所(居所) 神奈川県厚木市旭町4-12-8ソニー西田2号  
氏名 伊藤 伸也

住所(居所)

氏名

住所(居所)

氏名

住所(居所)

氏名

## (2) 特許出願人

住所(居所)

氏名(名称)  
(国籍)

住所(居所)

氏名(名称)  
(国籍)

## (3) 代理人